Senior Chip Design Engineer

Synectics Inc.


Date: 15 hours ago
City: Redwood City, CA
Contract type: Full time
Role Description

  • Help create chip libraries, IP, and complete designs.
  • Utilize your expertise in SystemVerilog to contribute directly to our product development, working alongside a cross-functional team of world-class engineers and researchers.
  • We're looking for candidates who are passionate about pushing the boundaries of chip design, and excited to work at the intersection of semiconductors and AI.
  • Collaborate with ML and SW specialists as one of our domain experts
  • Create RTL libraries, IP, complete designs, benchmarks
  • Designing and operating novel chip design methodologies

Qualifications

  • Bachelor's or Master's degrees in EE/CS
  • 5-10 years of experience in RTL design
  • Proficiency in the SystemVerilog language
  • Experience with hands-on debugging - simulators, waveform viewing, coverage collection, etc
  • Excellent written and verbal communication skills
  • Comfortable working in a dynamic, research-heavy startup environment
  • ML (preferably in LLMs) and EE (preferably in chip design).

Preferred Qualifications

  • Python coding skills, for EDA automation
  • Proficient in the use of Git (branches, pull requests, merging, rebasing, )
  • Knowledge of industry-standard communication protocols (SPI, I2C, AXI, Ethernet, PCIe, DDR5, )
  • Experience writing timing constraints (SDC/TCL)
  • Experience with FPGA development (Vivado, Vitis, Quartus, ACE )
  • Knowledge of open-source tools and contribution practices (Verilator, CocoTB, Yosys, )

How to apply

To apply for this job you need to authorize on our website. If you don't have an account yet, please register.

Post a resume